Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like


Also published as: Patent number: JP2001510650 (T) 2001-07-31 Publication date: JP3961028 (B2) 型US2006031595 (A1) Inventor(s): Applicant(s): 🔁 US2009144485 (A1) Classification: JP2007215203 (A) - international: G06F15/82; G06F17/50; H03K19/177; G06F15/76; AT243390 (T) G06F17/50; H03K19/177; (IPC1-7): G06F15/82; H03K19/177

european: G06F15/78R; H03K19/177Application number: JP19980529538T.19971222

Priority number(s): DE19961054846 19961227; WO1997DE02998 19971222

Abstract not available for JP 2001510650 (T) Abstract of correspondent: US 2006031595 (A1)

In a data-processing method, first result data may be obtained using a plurality of configurable coarsegranular elements, the first result data may be written into a memory that includes spatially separate first and second memory areas and that is connected via a bus to the plurality of configurable coarse-granular elements, the first result data may be subsequently read out from the memory, and the first result data may be subsequently processed using the plurality of configurable coarse-granular elements. In a first configuration, the first memory area may be configured as a write memory, and the second memory area may be configured as a read memory. Subsequent to writing to and reading from the memory in accordance with the first configuration, the first memory area may be configured as a read memory, and the second memory area may be configured as a write memory.



Data supplied from the espacenet database - Worldwide